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INTRODUCTION 
This Second Interim Scientific Report prepared under NASA Contract 
No. NAS 12-4 describes the program effort for the period May 1968 to February 1969. 
The objectives of this effort were to discover why structural defects a r e  produced in 
thermally grown oxides and to learn how they may be prevented. In order to reach 
these objectives it was first  necessary to develop a tool (described in Appendix A) 
for the reliable location and identification of oxide defects. 
successfully utilized to isolate those process and structural considerations which 
contribute significantly to increased defect densities. Early program results 
confirmed that the inherent thermal mismatch between. silicon and silicon dioxide 
was a significant cause of oxide defects and provideda,lower limit of defects which 
could not be reduced by processing changes. It was later determined that one of 
the most critical process related factors is  the initial condition of the silicon 
surface in te rms  of cleanliness and smoothness. A s  a result, an improved surface 
preparation technique w a s  developed which significantly reduced defect densities. 
At least two major semiconductor manufacturers a r e  presently using the defect 
detection technique developed on this program. 
This technique was then 
One of the most frustrating and widespread problems in planar technology is that 
caused by dielectric defects, or  "pinholes, I '  in oxide layers. 
failure mode introduced by oxide defects is  an electrical discharge through the 
defect from an overlying metallization to the substrate. The metallization need not 
fill the hole for failure to occur; plasma breakdown can occur in the intervening space. 
In the case of very small diameter holes, the discharge current may not be large 
enough initially to constitute a failure. But redistribution of metallization throughout 
lhe hole a s  a result of prolonTed plasma discharge ultimately may create  a much 
more highly conductive path and a clearly defined failure. This supports the fact 
that not all  pinhole failures a r e  recognized a s  such at initial burn-in or early systems 
test stages but show up later a s  long term effects in the field. The importance of 
eliminating this processing problem is clearly evident, not only for high reliability 
guidance systems, but also for increasing component yields, particularly in the case 
of LSI and MOSFET gate oxides. 
The characteristic 
Although numerous remedial innovations in materials and process techniques 
have been attempted, no reliable solution to this problem has yet been found. Because 
of the general convenience and superiority of thermally grown oxides for most mask- 
ing and passivating purposes, and because this application of silicon dioxide has been 
successfully optimized in most other respects,  it seems important to take full 
advantage of these characteristics by determining the process requirements needed to 
remove this remaining major problem in its use. 
Initial activity on this program sought to relate the origin of dielectric defects 
to various process factors and structural considerations. 
summarized a s  follows: 
These results may be 
1. Factors tending to increase dielectric defects. 
a. Extended processing (generally) 
b. Higher compressive s t r e s s  in the oxide 
c. Embedded lapping grains in the substrate 
d. Superficial HF  etching 
e. Abrupt oxide steps 
f.  Thermal cycling 
g. Mechanical wiping 
h. Removal of back oxide layers 
2. Factors tending to decrease dielectric defects. 
a. 
b. 
Growth of oxide to higher thicknesses 
Chemical etch of initial wafer 
c. Pyrolytic oxide, uniformly applied and properly densified 
d. Additives tending to reduce bond strain i n  silica glass 
e. Addition of steam to oxidation process gas 
The results noted above a r e  consistent with a compressive s t ress  model a s  the 
principle source of dielectric defects in oxide layers. The compressive s t ress  in 
the' oxide layer is introduced duringcooling from the oxidation temperature a s  a 
result of an approximately tenfold mismatch in thermal expansion coefficients between 
substrate and dielectric. 
experimental observations. Replicate electron microscopy of a known defect revealed 
oxide outcroppings suggestive of a compressive s t ress  relief process. Measurements 
of the compressive stress gave values of the order of 4 x l o 4  psi. Quantitative 
comparison of oxide defect densities before and after cooling to room temperature 
demonstrated that the bulk of the defects (90 to 98 percent) were introduced during the 
cooling process. Removal of one oxide layer from a wafer introduced a significant 
warping of the wafer which resulted in an increase in the measured defect population 
in the remaining oxide layer. 
This model was confirmed in a number of subsequent 
A tool developed on this program for locating and identifying oxide defects is 
based on a functional test originated by James Lytle of Westinghouse. This test, 
known a s  "Electrophoretic Decoration, is particularly applicable to wafers in the 
beginning stages of manufacture. The test utilizes the oxidation of a metal anode to 
form positively charged colloidal particles which a r e  propelled through an organic 
electrolyte toward cathodic si tes on an oxide coated silicon wafer situated below the 
anode. The accumulation and discharge of the colloidal salt particles around oxide 
defect si tes occurs a s  a result of electron transfer through the defects from the 
negatively charged silicon wafer. Thus the functional mode of the test is identified 
with the failure mode sought. The accumulated insoluble matter surrounding each 
defect serves a s  a many-fold magnification of &e defect location which, for 
documentary purposes, is readily photographed at low magnifcation. ( A detailed 
description of the test developed is given in Appendix A . )  
2 
The following report  indicates that this technique has been used successfully 
on two kinds of investigations. The f i rs t  investigation is an evaluation of oxides 
from various sources for silicon wafer lots oxidized to 10,000 %, by three different 
processors. The second investigation assesses the effect of various wafer pretreat- 
ments, reflecting various methods of preparing the wafer prior to oxidation and 
yielding thereby essential process control information. 
Appendixes B, C, and D have been repeated from Interim Scientific Report No. 1 
as a convenience to  the reader for reference purposes. 
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SUMWRY 
Several experiments were conducted to  more clearly define the origin of oxide 
defects in t e r m s  of processes and to  ascertain the dependence of oxide defects on 
various process steps. Figure 1 is a summary of the results obtained, indicating the 
defect decay curves a s  a function of oxide thickness for four basic processes. Curve A 
represents initial wafer treatments a s  grown early in the program. Curves B and C 
a r e  subsequent improvements in terms of reduced oxide defects (at low thicknesses) 
vs wafer surface pretreatments. From these mechanistic studies it was postulated 
that the primary local cause of dielectric defects is physical pr'omontories in the 
silicon substrate which result in stress concentrations on the grown oxide after cooling 
to  room temperature. The shear component of these s t resses  is believed to result in 
the defect occurrence at these sites. A recommended optimum oxide growth process 
for minimizing dielectric defect densities in thin oxide regions was defined. Utilization 
devices especially with the advent of thin MQS capacitor regions. 
A series of wafers were obtained from three different vendors for comparison 
purposes. 
that the superiority of vendor A is due to the utilization of a wafer pretreatment similar 
to that developed on curve C (HCL vapor etch). 
The defects a r e  indicated in the graph at  the 10,000 A level. It is believed 
A special program was also performed to  test the developed wafer pretreatment 
The standard pilot line process was compared with in an actual pilot line operation. 
two process modifications. The effect of wafer pretreatment on the final oxide 
integritg was also evaluated. The data obtained at two oxide thicknesseg (1400 and 
14,000 A) using a test pattern a r e  also shown in Figure 1. 
obviously much higher than any of the other results obtained when extrapolated to 
comparable thicknesses. These data a r e  comparable, it i s  felt, since the oxide has 
been through several thermal cycles which wil l  cause additional defects a s  determined 
previously on this program. 
The 14,000 A data is 
The 1400 thickness, however, is a regrown area and has seen fewer thermal 
excursions. These data appear to be comparable with the vendor oxide data except 
for Vendor A ,  which is clearly superior. 
extrapolate using the same decay constant a s  either curve B o r  C.) 
(In this comparison it is necessary to 
Further experiments a r e  recommended to implement the developed process 
modifications on actual production devices. Also other reliability testing i s  needed 
to  ensure that other problems a r e  not introduced a s  a result  of the changes made. 
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MECHAN ISM RESEARCH 
A ser ies  of experiments were conducted in an attempt to determine the mechanism 
and thus the origin of oxide dielectric defects. A s  previously discussed, tes ts  con- 
ducted in this laboratory and confirmed by other work established beyond reasonable 
doubt that the origin of physical forces were due to the thermal mismatch compressive 
s t ress  in the coated oxide. However, no direct indication of the local factors con- 
tributing to their formation was known. 
Effects of Oxide Thickness and Stress  
Additional experiments were undertaken to examine in detail the kinetics of 
the oxidation process. Investigations were conducted to compare defect densities 
a t  no s t ress  (before cooling), at full s t ress  (after cooling), and at partial s t ress  
relief (after removal of the back oxide layer). These data a r e  listed in Table I 
Appendix A), and Figure 2 for a se r ies  of oxide thicknesses. Conventional oxide 
growth technique was used (N2:245 cc/min; 02:245 cc/min passed through water at 
slizhtly less than 100 C; temperature: 1180 C) followed by HCL -He etching before 
removal from the growth zone. Defect densities were evaluated by standard etch 
pit and decoration counts. The exponential decrease in the number of defects with 
oxide growth is  apparent from Figure 2. Decay of this number, N, may be expressed 
in terms of layer thickness 
N = N e  -42 
Z 
where Nz is the preexponential factor (ordinate intercept) and + is the decay factor. 
Decay factors appropriate to Figure 2 a re  2.22, 1 .08 and 0.83 respectively for no 
s t ress ,  full s t ress ,  and partial s t ress .  
The decay factors followed an exponential law and were largest pr ior  to wafer 
cooling (unstressed condition) and smallest after warping the wafer by removal of 
one oxide layer. The general nature of these results indicated the existence of 
latent defects in the oxide prior to cooling which w e r e  progressively strengthened 
and rendered less  vulnerable to rupture a s  oxide thickness was increased. The 
assumed presence of such latent defects, however, implied the existence of struc- 
tural or distributional irregularities in the oxide-substrate system introduced either 
before o r  during the oxidation process. 
The existence of a virtual defect density (N of Eq 1) of the order of 103/cm 2 is 
significant. However, one must still assume a very large defect density a t  some 
small t > 0 which increases exponentially with thinner oxides. This roblem is  
especially critical to MOSFET technology where gate oxides of 1000 K , or  less,  are 
generally required. It seems more important, therefore, to understand the physical 
basis for the virtual defect density, so that it can be manipulated downwards, rather 
than attempting to increase defect decay factors. 
TABLE I 
CORRELATION OF DEFECT DENSITIES WITH VARIOUS STRESS CONDITIONS 
0 
Oxide (A) 
rhickne ss 
1720 
1995 
2590 
3125 
2945 
3760 
4010 
5325 
Run No, 
- A  
B** 
C 
D 
E J  
I 
F"" 
G 
Oxidation 
Time, t 
(minutes) 
5 
10 
15 
20 
25 
25 
40 
60 
- 
+/2 
2.24 
3.16 
3.87 
4 . 4 7  
5.00 
5.00 
6. 32 
7 .81  
Dej 
. No Stress 
(vapor etch pits) 
39 
10 
3. 0 
1. 5 
1. 2 
1 . 2  
0. 3 
0 
cts: Per cm2* 
Full Stress 
(decorated) 
16 1 
151 
10 1 
33 
55 
26 
9 
12 
Partial Stress 
(de cor ated) 
29 2 
190 
14 2 
4 3  
93 
40 
42 
29 
*All  entries represent an  average of four wafers - data in Appendix E-1 
**Runs selected for initial Proficorder study 
Silicon Surface and Initial Oxidation Aspects 
Further investigation revealed that a kinetic anomaly in oxide growth rate  
existed at  the beginning of oxidation (during the first 300 to 600 A) after which a 
square root law characteristic of a diffusion controlled process was followed. Atten- 
tion, therefore, was focused on the beginning phase of oxidation in the expectation that 
moderation of the reaction kinetics a t  this point might remove an assumed distribu- 
tional irregularity in the oxide and thereby reduce the latent defect density. Such a 
moderation was achieved (and kinetically demonstrated) by application of an oxidative 
pretreatment (using hot nitric acid) which developed a very thin oxide layer on the 
wafers prior to  high temperature oxidation. A significant drop in the latent defect 
density (extrapolated to oxidation time zero) was observed a s  a result of this treatment. 
Accordingly, wafers were pretreated in a manner designed to produce diffusion 
attenuationolayers on the surfaces. These layers consist primarily of silicon dioxide 
in the 200 A or less thickness range produced by a wet chemical method consisting 
of treating the wafers with HF (to remove old oxide), KOH solution (to remove residual 
fluoride), and hot concentrated nitric acid (to remove residual KOH and initiate uniform 
oxidation). Each step was followed by thorough rinsing with distilled water. The 
exact nature of the layers so produced still i s  unknown. Boundaries in such layers 
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Figure 2. Defects as a Function of Oxide Thickness 
For Various Stress Conditions 
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produced by controlled (masked) HF etching a r e  readily revealed by moisture conden- 
sation from a humid environment. Attempts to measure the thickness of the  layers 
by Proficorder and Tally-Surf tracing, and by interferometry, however, failed. 
Although the layers a r e  suspected of being a porous and partly hydrated silicon 
dioxide, the possibility of a small component of nitride cannot be ruled out. 
High temperature oxide defect densities on wafers so treated (termed hereinafter 
"oxidative precleaning") were found to be practically nonexistent, even for oxidation 
time a s  short a s  2 .5  min. Room temperature decorated defects, however, w e r e  
significant. The corresponding defects densities a r e  shown a s  Set A in Table 11. 
Nonoxidative vs  Oxidative Cleaning 
It was not c lear  from these results whether the decrease in defect density was 
due solely to the initial oxidative attack on the substrate or to an additional "cleansing 
effect" caused by the nitric acid treatment. 
technique was developed. In this case the wafers were llnonoxidatively" precleaned 
using a swabbing technique with HF, preceded and followed by water and alcohol 
rinses. 
Therefore a "nonoxidative" precleaning 
Slow oxide growth was achieved by limiting the oxygen to 4 percent of the process 
gas composition and by reducing the temperature of the water reservoir.  The oxidation 
temperature, however, remained at 1180 C. 
A l l  data were taken a s  a function of oxide thickness grown, a s  measured (in most 
cases) by Proficorder tracing. A l l  defect readings a r e  recorded on a cm-2 basis. In 
addition the ratio of etch pits (high temperature defects) to decorations (room tempera- 
ture defects) were computed for each ser ies ,  where applicable; a s  a further test of 
internal consistency. The "nonoxidative" results a r e  shown a s  Set B in Table 11. 
Comparison of Sets A and B in Table I1 plotted against oxide thickness 
(Figure 3) indicates that there may be little o r  no difference in how the initial oxida- 
tion rate  is moderated. The effect of both on the  virtual defect density appears to be 
significant. 
-4 x 103 per wafer ("Full Stress" curve, Figure 2), o r  > l o 3  cm-2, the present treat- 
ments yield an order of magnitude improvement (-1.1 x 102 cm-2). Although the 
defect decay rate  is  somewhat smaller than that applicable to Figure 2, this potential 
modification in process technique may haveoimportant implication for thin oxide 
applications, such a s  MOS gates, A t  1000 A oxide thickness, for example, Figure 2 
yields a density of 410 defects cm-2 (taking the wafer area a s  3.2 em2) while 
Figure 3 yields a density of 70 emm2, 
Compared with ear l ier  results, which yield a virtual defect density of 
This result was taken a s  potential confirmation that the assumed initial 
inhomogeneities associated with latent defect densities were, in fact, related to the 
observed kinetic anomaly at  the beginning of oxidation. Further attention was given, 
therefore, to the effects of the various process parameters on defect densities in the 
first  few hundred Angstroms of growth. It was shown that the nonoxidative precleaning 
treatment was superior to the oxidative treatment in reducing defect densities in this 
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region. It also was shown that initial slow thermal oxidation after the nonoxidation 
precleaning produced additional oxide improvement if dry,  rather than wet, oxygen 
was used. It was  possible at  this point, therefore, to formulate a tentative s e t  of 
optimum process conditions for oxide growth. These included an initial nonoxidative 
precleaning of the wafers (using a wiping technique with HF, as previously described) 
and an extremely slow initial growth of thermal oxide using dry oxygen, followed by 
conventional growth with moist oxygen. 
In attempting to adduce a physical basis for the effects described above, it 
became evident that the controlling process parameter might be one of equilibration 
rather than of oxygen diffusion attenuation. That i s ,  the inhomogeneities determining 
defect loci might as well be purely structural instead of being confined to the result  of 
kinetic irregularities in the initial oxide distribution. In either case, then, the initial 
slow oxidation might provide the necessary conditions for the equilibrium distribution 
of either oxide or substrate material, whereas oxygen diffusion attenuation alone would 
affect only the oxide distribution. The participating physical irregularities of the 
oxide-substrate system, regardless of origin, would be in the submicron range; 
e. g. , a significant fraction of the oxide layer thickness and several orders of magni- 
tude greater than the substrate lattice parameter. The appearance of a defect in the 
oxide layer (after cooling) then would become a function of the particular local s t r e s s  
conditions associated with the radius of curvature of the presumed structural irregu- 
larity. A s  more oxide is grown the ratio of the radius of curvature to the oxide 
thickness will decrease exponentially with oxide thickness, thus accommodating the 
corresponding disappearance of dielectric defects. In addition to accounting for the 
localization of oxide defects a model of this type is more susceptible to physical 
verification. 
The nitric acid pretreatment would be expected to attack microscopic promontories 
on the silicon surface more rapidly than surrounding smooth areas, thus reducing 
their effectiveness in creating localized s t r e s s  anomalies in the subsequent oxide 
layers. Reconsideration of the "nonoxidative" pretreatment discloses that the oppor- 
tunity for limited oxidation occurs here ,  too, because the H F  wiping procedure is  
done in the presence of a i r .  In other words, the treatment is nonoxidative only in the 
sense that it leaves no additional oxide layer on the silicon surface. The wiping 
process therefore can be regarded as a chemical lapping in which promontories are 
more susceptible to erosion than surrounding flat areas. The HF serves  the familiar 
function of removing silicon dioxide as it is  formed. 
HCL Wafer Pretreatment 
The above concept was subjected to further test  by applying an HCP vapor etch to 
wafers (four sets of four each) immediately prior to oxidation. * This idea is not 
novel, as it has been recently learned that Semimetals (q. v. , below) employs the 
*This treatment differs from one investigated ear l ier  at the Qualification and 
Standards Laboratory, NASA-ERC , where HCt was admitted during oxidation in 
an attempt to modify the composition and structure of the oxide layers as they 
were  grown. 
same treatment prior to wafer oxidation. The decoration densities resulting from the 
inclusion of this treatment are compared in Table I n  with a similar set in which the 
HCL pretre@nent was omitted. It is clear than an improvement was thereby achieved 
(in the 500 A thickness range) even though both sets of wafers also were  pretreated 
by the chemical lapping (“nonoxidativetf ) method. 
Continuing further with the equilibration approach, tests were designed to 
maximize the redistribution of assumed structural irregularities both in “bare” 
silicon and in very thin initial oxide layers using various heat-soak periods at the 
oxidation temperature (1180 C). Because this temperature is well above the set 
temperature of silica (1000 C) it was felt that the oxide would be sufficiently plastic 
to conform to any interfacial energy-reducing material migrations. In consideration 
of the number of process variables of interest a simple matrix was designed in which 
the normal oxidation periods were given only two values (5 min and 20 min, Table IV). 
These process variables included a comparison of the effects of initial oxide layers 
produced by oxidative precleaning technique with those produced by initial thermal 
oxidation (using 4 percent dry 0 2  diluted with helium) (sets C and D), time of heat 
soak in nitrogen (two values) (sets E and F), and comparison of dynamic with 
essentially static nitrogen flow during heat-soak (sets D and E). A control omitting 
the major variable was included with each run. Each charge consisted of four wafers  
whose etch-pit and decoration counts were averaged to yield the data in the last two 
columns of Table IV. 
Set 
A 
B 
1 
TABLE I11 
*EFFECT OF HC& PRE-ETCHING ON 
SUBSEQUENT OXIDE DEFECT DENSITIES 
Wafer 
Pre  cleaning 
Non-Ox 
Non-Ox 
Non-Ox 
Non-Ox 
Non-Ox 
Non-Ox 
Non-Ox 
Non-Ox 
HCl Pre- 
treatment 
None 
None 
None 
None 
1 min 
1 min 
1 min 
1 min 
Water 
Temperature 
(Deg C) 
50 
50 
50 
50 
50 
50 
50 
50 
Oxygen 
Conc. 
(Percent) 
Oxide 
Thickness 
(Angstroms) 
470 
48 0 
600 
650 
50 0 
50 0 
51 0 
560 
Decoration 
Density 
(cm-2) 
860 
390 
314 
121 
20 1 
144 
278 
46 
*Data in Appendix E-3 
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The results obtained are generally superior to the best data previously obtained 
by HNO3 treatment (Figure 3) ,  with the exception of the first value of set 
C,  D, and E the controls (in which the introduction of a f i r s t  thin oxide layer was 
omitted) consistently yielded lower defect densities, whereas the reverse  is  true for 
set F in which the heat-soak period was increased to 16 hrs. These results appear 
to indicate a substrate surface redistribution process at 1180 C which is hindered by 
the presence of a thin oxide layer unless sufficient time is allowed for the highly 
viscous accommodation by the oxide. In comparing the results of se t s  C and D the 
oxidative precleaning again is shown to be inferior to the H F  lapping and appears to be 
sufficient reason for abandoning further work with the nitric acid pretreatment. 
Analysis of se t s  E and F shows a slight improvement from a prolonged heat-soak, s e t  
F being superior to all previous runs. Comparison of sets D and E indicate that a 
slow nitrogen flow ra te  results in fewer defects than the normal flow rates used 
throughout the bulk of these investigations. An unidentified component of the nitrogen 
source may contribute to this effect. 
control runs of s e t  F, where the heat-soak was relatively prolonged, further suggests 
this possibility. In conclusion, it appears that treatments tending to promote greater 
smoothness of the substrate surfaces,  as  well as prolonged periods of equilibration 
to enhance initial oxide uniformity, may have an important bearing on the reduction 
of oxide defects. 
The relatively high defect densities from the 
In continuing experiments all wafers were  precleaned by H F  wiping, as described 
previously, and all were  exposed to a five-minute treatment with four percent dry 
(32 immediately prior to a 16-hour heat-soak in nitrogen. Process variables and 
resulting defect counts are summarized in Table V. 
TABLE V 
EFFECTS OF HCL PRETREATMENT AND HEAT-SOAK ON DEFECTS* 
HCP Pre- 
treatment 
(Min) 
None 
None 
None 
1 
1 
2 
2 
N2 Heat- 
Soak 
(Hrs) 
16 
16 
16 
16 
16 
16 
16 
Normal 
Oxidation 
Win) . 
10 
40 
80 
5 
20 
5 
20 
Oxide 
Thickness 
@ingstroms) 
26 00 
4500 
6100 
1900 
3300 
2300 
3200 
Defects 
(em-2) 
12.3  
6 . 0  
3.7 
15.8 
5 .7  
6.4 
4.0 
*See Appendix A-5 
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A log plot of the f i rs t  throee defect counts yields approximately 1 defect/cm2 
when extrapolated to 10,000 A ,  which compares with results from Vendors B and C 
wafers  grown to 10,000 (see below). The second set of data, which includes a one- 
minute HCL treatment pr 'or  to the dr  O2 preoxidation, when similarly plotted yields 
a significantly higher defect decay ra te  with oxide thickness as a result  of reducing 
initial wafer surface irregularities. Increasing the HCP treatment to two minutes 
produced a further reduction of defect densities as shown in Table V. 
less than 0 . 1  defects/cm 4, at 10,000 i . The effect of the HCL appears to be to cause 
The results are clearly supgrior to those obtained with a shorter HCP pretreat- 
ment. Extrapolation to 10,000 A again yields a defect density of the order of 0. l/cm2. 
This HCP pretreatment, however, was distinctly less than optimum because it 
introduced clearly visible (at 100 X) etch pits in the wafers. Etch pit sizes lay in the 
micron and submicron range. A comparison of etch pit counts with defect counts 
revealed a distinct correlation as shown in Table VI. 
The only anomalous results in this progression are the ones starred.  This is  the 
first known direct evidence that depressions in the silicon surface, in the micron 
and submicron range, give r i s e  to subsequently grown oxide irregularities which a r e  
incapable of withstanding the compressive stress introduced on cooling from the 
oxidation temperature. It is well  known that vitreous silica is  remarkably resistant 
to compressive s t r e s s  but yields readily to tension and shear.  
in oxide curvature caused by the etch pits introduce tension and shear vectors as  
resultants of the existing compressive stress, 
The abrupt changes 
TABLE VI 
OXIDE DEFECTS AS A FUNCTION O F  PREVIOUSLY INTRODUCED ETCH PITS 
HCP 
Etch Pits 
(per wafer) 
72 
77 
82 
98 
116 
125 
174 
233 
Ultimate 
Defects 
(per wafer) 
20 
45" 
27 
34 
16* 
40 
58 
115 
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Dielectric Defects - Vendor Survey 
Defect analyses of 10,000 oxides prepared by three manufacturers was 
performed for comparison with the Autonetics laboratory results obtained. The 
results obtained are summarized in Table VII. 
The superiority of the Vendor A product is clearly evident with 80 percent of the 
wafers having no defects at all. A Vendor Representative indicated to Autonetics 
that its oxidations were preceded by an HCP etch; no other vendor made this claim. 
In view of the results tabulated in the preceding section of this report  it seems likely 
that neither Vendor B nor Vendor C employ a pre-etch with HCI!. The defect levels 
of the latter two manufacturers are characteristic of those obtained on this program 
prior to the use of an HCP etch. 
Also of interest is the variation represented by Vendor C's lot number 3 ,  
indicating a lot-to-lot control problem. This is common to the entire lot, with a 
standard deviation off 1. 64 defects/cm2 (h46 percent). NASA centers would be well 
advised to require a test wafer for defect analysis after the first oxidation prior to 
purchasingplanar devices from a given lot. It also would seem prudent for manufac- 
turers  to adopt some embodiment of the electrophoretic decoration test (as described 
in Appendix A of this report) not only to inform themselves of lot-to-lot control 
problems but also of their standing with the oxide quality of other vendors. 
TABLE VI1 
DEFECT LEVELS IN 10, OOOA OXIDES FROM VARIOUS SOURCES* 
Company 
Vendor A 
Lot 1 
Lot 2 
Vendor B 
Lot 1 
Lot 2 
Lot 3 
Vendor C 
Lot 1 
Lot 2 
Lot 3 
Number 
of 
Wafers 
10 
28 
10 
10 
10 
30 
10 
10 
Average 
Defects 
(cm-2) 
0.040 
0.057 
0.29 
0.69 
0.72 
0.73 
0.55 
3.55 
Wafers 
With Zero 
Defects (96) 
80 
79 
30 
0 
10 
3 .3  
20 
0 
Maximum 
Count 
(wafer -1 
1 
2 
9 
19 
13 
11 
10 
41 
*See Appendix F for data 
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Dielectric Defects - Pilot Line Test 
Standard Rel-chip wafers were fabricated on the Autonetics pilot line by three 
process modifications designated as "Standard, I1Interim, and "Experimental. 
Each modification was represented by 18 wafers which additionally were divided 
into three pretreatment subgroups of s ix  each comprising standard pretreatment, HF 
wiping, and HCP pre-etching. Final window opening and metallization was omitted in 
five out of each set of six wafers and were defect counted by electrophoretic decoration. 
The sixth wafer was carr ied through metallization and electrically teste$ for dielectric 
breakdown in the capacitor a r ea  which was 0.008 in. x 0.008 in. x 1400 A thick, The 
wafers contained an average of 435 Rel-chip integrated circuits; all of the IC's on each 
of the five wafers of each group were  defect counted. The results for each process 
modification and each wafer pretreatment a r e  summarized in Table VIII. 
Histograms of the data are presented in Appendix G. The information summarized 
in the first histograms indicates a ITtighter" distribution for the thin oxides of all 
wafers with a mode of 2 defects per wafer. The thick oxides show a greater spread 
on the average with a mode also at 2 defects per wafer. (The thick oxide area is 
of course much larger than the thin oxide layer. ) Other histograms in Appendix G 
show the data for thin and thick oxides as a function of process and pretreatment. 
The thin oxide distribution by process show a considerable spread for the interim 
process and thus a possible out-of-control situation. There was also a considerable 
spread in all of the thick oxide data. 
The data summary (average values) shown in Table VI11 indicate no significant 
trends in thick or thin oxide defect dens,ity as a function of the variables examined. 
The additional pretreatments appear to have produced some improvement in the thin 
(1400 A) oxide produced by the llStandardqf process but this relationship was reversed 
on the Interim and Experimental process. Both of the pretreatments were accom- 
panied by increased defects on the thick oxides. It appears that more data a r e  needed 
in order to arr ive at statistically significant conclusions. Other factors appeared to 
be present which confounded the data obtained. This i s  indicated in Figures 4 and 5 
which show respectively a random and nonrandom distribution of defects on two 
wafers examined. 
An attempt was made to compare these data with those previously obtained on 
this program for three vendor oxides. It woas necessary to extrapolate the data siqce 
the pilot line oxides were 1400 and 14,000 A while the vendor oxides were 10,000 A, 
By use of the decay constants (slopes) for curves B or  C in Figure 1 extrapolation 
would reveal that the pilot line thin oxides are comparable with Vendors B and C 
while Vendor A is an order of magnitude better. Also the pilot line oxides were 
subjected to several thermal excursions not represented in the sample growth of the 
vendor oxide. 
The above results were substantiated by electrical tests on the metallized wafers. 
Among all capacitors tested not a single electrical breakdown was induced underoan 
applied potential of 100 v. In the present case this amounts to a field of 0.07 v/A 
which is about 70 percent of the breakdown strength of sound oxide and considerably 
higher than fields sustained in normal operation. 
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TABLE VIII 
VARIATION OF DEFECT DENSITIES WITH 
PROCESSING AND PRETREATMENTS* 
Process 
Standard 
Thick oxide** (cm-2) 
Capacitor *** (cm-2) 
Oxide step (cm-1) 
Interim 
Thick oxide (cm-2) 
Capacitor (cm-2) 
Oxide step (cm-1) 
Experimental 
Thick oxide (cm-2) 
Capacitor (cm-2) 
Oxide step (cm-1) 
Standard 
1. 1 
32.4 
0.10 
0.9 
14. 8 
0 .06  
0. 6 
7.5 
0.02 
Pr e tr eatment 
H F  Wiping 
2 .9  
10.2 
0.09 
0.8 
23.5 
0.15 
1.0 
8.9 
0.02 
HCl Pre-etch 
2.3 
13. 1 
0.09 
1.7 
52.5 
0. 16 
1. 1 
14.2 
0.07 
*See dataoin Appendix G 
**14, OOOoA 
***1,400 A 
Terms Used in Table 
Standard Pretreatment Standard Pilot Line cleansing of wafers prior 
to initial oxidation. (Solvent, H F  "rinse" 10 
percent dilution. ) 
transverse directions prior to initial oxidation. ) 
H F  Wiping Pretreatment H F  experimental technique. (HF swabbing in 
HCL Pre-etch Pretreatment HCP experimental technique. (Pre-clean 
No. 1 followed by HCL etching of wafer at 
oxidation temperature followed by immediate 
initial oxidation in same furnace. ) 
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Figure 4. Test  Wafer  Showing Random Distribution of Dielectric Defects 
21 
Figure 5. Test Wafer  Showing Non-Random Distribution of Dielectric Defects 
22 
A s  observed in the past, a substantial proportion (greater than 50 percent) of 
the total defects were situated along oxide steps. The linear densities given in 
Table VI1 were derived only from the peripheries of the large capacitor regions. It 
was not determined whether these defects were actually on the step or  possibly in a 
trough of extremely thin oxide believed to be at the base of the step. No vendor 
step data is currently available for comparison. 
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BIBLIOGRAPHY ON SILICON SURFACE PASSIVATION 
This program has been directed toward an understanding of the interrelationship 
of semiconductor device processing and the resultant reliability. Specifically, the 
role of surface passivation and related process variables has been studied. 
In conjunction with the research carried out on this program, a continual 
literature review was made, with a goal of relating other findings to the results of 
this program. Also searched for were improved passivation techniques which might 
reduce o r  eliminate the problems defined for currently used Si-Si02 systems. The 
following is a synopsis of some of the pertinent information which is applicable to the 
research performed. The information is presented in several related sections. 
Preparation of Oxide Layers 
A comprehensive report  on the process parameters for oxidized silicon was 
prepared by the Research Triangle Corporation (Ref 1). 
the kinetics of the growth process has been presented in several  articles by Deal 
(Ref 2) and Burkhardt and Gregor (Ref 3). 
a function of various process variables was explored by Ainger (Ref 4). The oxidation 
kinetics of silicon were studied by Law (Ref 5) at temperatures from 1000 to 1300K 
and pressures  from lov3  to 5 x 10-2 mm. This information confirmed the parabolic 
growth rate ,  with the ra te  constant being markedly pressure dependent. 
A more detailed analysis of 
The parabolic growth rate constants as 
It has been demonstrated that hydroxyl groups can be introduced into si l ica by 
high temperature exposure to water vapor (Ref 6), that oxides grown in steam or  wet 
ambients contain measurable amounts of hydrogen (Ref 7,  8, 9), and that thermally 
grown oxides incorporate varying amounts of the substrate dopant into the oxide 
structure (Ref 10, 11). Investigators have shown that the growing oxide has an 
affinity for boron but rejects phosphorus and antimony (Ref 11). 
Nossibian and Whiting (Ref 12) showed that particulate contaminations on the oxide 
surface act  as loci for the formation of high concentration regions of P205 during a 
deposition of phosphorus. In the subsequent diffusion, the phosphorus is  considered 
to penetrate the oxide preferentially beneath these high concentration sources, doping 
the silicon substrate in localized regions under the oxide. 
Several low temperature techniques have been proposed for forming silicon 
oxide films. These methods are of special interest in that they reduce the thermal 
stress problem possibilities. 
Thin oxide films were formed by dilute HNO3 and studied (Ref 13). The formation 
of Si02 films by the low temperature (750 C) decomposition of tetraethoxysilane in an 
evacuated system was studied (Ref 14). The performance of the system was investi- 
gated and the film characteristics evaluated. Most of the properties of the deposited 
oxides were similar to those of thermally grown oxides after a thermal treatment. 
Henniseh (Ref 15) devised a closed tube method for deposition of SiO2 via decomposition 
of tetraethoxys ilane. 
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The growth of Si02 in a microwave discharge was investigated by Kraitchman 
(Ref 16). This technique provided rapidly oxidized silicon at temperatures estimated 
to be 500 C o r  lower, 
Ing and Davern (Ref 17) described a process for the formation of silicon oxide thin 
films by the low temperature decomposition of tetraethoxysilane in an a-c glow 
discharge. It was shown that films produced in this manner can be used effectively 
as the dielectric in thin film capacitors. The resultant capacitors have low dielectric 
losses and are very stable under various life test conditions. 
Other Passivation Techniques 
Several other materials o r  combinations of materials have been investigated in 
an attempt to eliminate some of the objectionable problems detected for the Si-Si02 
system. 
Aboaf (Ref 18) experimented with amorphous aluminum oxide films deposited at 
420 C by thermal decomposition of an aluminum alkoxide. The dielectric and 
moisture resistance properties were favorable when compared with conventional Si02. 
MOS transistors with aluminum oxide gate dielectric were fabricated and tested 
by Waxman and Zaininger (Ref 19). Their films are formed by anodizing aluminum 
in an oxygen plasma. The radiation resistance of these devices appeared excellent. 
The most promising substitute and the one with extensive work involves various 
types of silicon nitride films. Typically silicon nitride films have been deposited on 
silicon by reacting Sic14 and NH3 at 550 - 1250 C (Ref 20). One important finding is 
that the deposited films are extremely effective diffusion masks for sodium. 
Amorphous silicon nitride films have been deposited in a gas flow system by the 
ammonolysis of silicon tetrachloride and the nitridation of silane with ammonia 
(Ref 21, 22). The substrate temperature during the deposition process appeared to 
have the most significant influence on the film properties. It has been shown that 
such amorphous nitride films can be converted to anodic Si02 (Ref 23). 
Amorphous films of silicon nitride-silicon dioxide mixtures were deposited and 
evaluated by Chu and coworkers at Westinghouse (Ref 24). The technique utilized was 
the pyrolysis of silane in ammonia-oxygen mixtures in a gas flow system. 
treatment of silicon nitride films (Ref 25) was found to result  in severe structural 
changes resulting in fractured layers. 
Heat 
Passivation Layer Mechanical Aspects 
Mechanical rupturing of the oxide film has been related in this report  and by 
others (Ref 26) to the difference in coefficient of thermal expansion between silicon 
and the passivation layers utilized. 
The evidence as reported (Ref 27, 28) indicates that dielectric failures are a 
result  primarily of actual physical openings in the insulating layer rather than regions 
of enhanced conductivity in uniformly thick oxide. 
The silicon-silicon oxide stress has been experimentally measured (Ref 27, 29) 
and was found to be in the range from 30,000 to 60,000 psi. 
istics of silicon apparently exhibit unusual behavior (Ref 30) above - 1000 C. 
The expansion character- 
The effect of structural defects such as hydroxl groups and network forming or  
other modifications is  to alter the silica structure producing a less rigid network, 
This alteration is reflected in changed physical and electrical properties. 
example, the introduction of either boron (Ref 31) or hydroxl (Ref 32) into the Si02 
structure increases the thermal expansion coefficient and decreases the viscosity of 
the modified material relative to the intrinsic oxide. Strains at the Si-Si02 interface 
were measured by Joecodine and Schlegel (Ref 33) and Whelan (Ref 34). Besser and 
Eisenberg (Ref 35) and Lopez (Ref 36) studied the factors that affect the density of 
defects in Si02 films. Lane (Ref 37) has recently correlated stress in the Si-Si02 
interface to surface state density. 
For 
Lopez (Ref 38) found that defect density for a particular thickness was greater for 
the thinned oxide than for the unaltered oxide. 
It has been shown that mechanical polishing results in a certain amount of 
structural damage to the silicon surface and may leave particles of the polishing com- 
pound embedded in the polished surface. This was recently confirmed (Ref 39) by 
electron microprobe analysis performed by Cocca and Carroll at NASA-ERC. 
may be the origin of the somewhat higher defect density in the oxide grown on such 
wafers. 
This 
Fisher and Amick (Ref 40) detected defect structures on silicon surfaces after 
oxidation which were partially due to stresses induced by the oxidation processes, 
Slip in Si crystals has also been suggested. Recently Drum and Rand reported (Ref 41) 
a method of reducing stress by using a silicon oxide-silicon nitride combination. 
Stresses of the order of lo7  dynes/cm2 were  obtained which is 2 to 3 orders of 
magnitude lower than usually obtained, 
Techniques utilized by other investigators were evaluated for use on this program 
for the detection of dielectric defects. Techniques such as a high temperature HCP 
etch (Ref 42) o r  CP etching around 900 C (Ref 43, 44) were found to be not conveniently 
applicable. The results obtained earlier on this contract have been reported (Ref 27) 
and two techniques which were found to be saitable, electrophoretic decoration and 
electrochemical autograph, were utilized in this study for the observation of oxide 
defects. 
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Passivation Layer Properties and Evaluation Techniques 
Techniques for the physical and chemical evaluation of silicon oxide films 
formed by a wide variety of techniques have been developed (Ref 45). Silicon oxide 
films were characterized on the basis of refractive index, etch r d e ,  infrared spectra,  
stoichiometry, passivation efficiency and thermal densification. It was found that 
films formed by low temperature techniques generally had properties inferior to 
oxides formed by conventional high temperature techniques. 
Worthing (Ref 46) and Klein (Ref 47) made evaluations of dielectric breakdown 
in thin oxide films. At  positive silicon potentials, Worthing found that dielectric 
breakdown occurred abruptly with no detectable conduction at lower voltages. A t  
negative silicon potentials, conduction in the nanoamp range and time dependence of 
dielectric breakdown was detected. 
field induced thermal instability at flaws in the dielectric resulting in a hole through 
the oxide, 
Klein confirmed that breakdown starts on electric 
The properties of silicon nitride-silicon oxide mixtures were obtained by Chu, 
Szedon, and Lee (Ref 24). 
The electrical properties of both silicon nitride and silicon oxide were investi- 
gated by Deal, Fleming and Castro (Ref 48). A s  contrasted to the thermal oxides, the 
silicon nitride films are characterized by polarization and room temperature trapping 
instabilities, relatively high conductance, and high surface state charge densities, 
The vapor-deposited oxides were found to resemble the nitrides in those properties 
which were associated with the silicon-dielectric interface, but the bulk properties 
were more like those of thermal oxides. The properties of a SIxO Nz film on Si was 
investigated by Brown and others at G. E. Research, Schenectady &ef 49). These 
films were  formed by the pyrolysis of various mixtures of'SiH4, NH3, and NO. 
Several investigators have utilized the MOS test structure as a means for 
electrical evaluation of silicon oxide films. Typical reviews by Fairchild personnel 
describe impurity distributions of oxidized silicon and ion migration kinetics 
(Ref 50, 51). 
A method of doping the oxide film with (DEP) diethylphosphate-nitrate-tetrahydro- 
fury1 alcohol alcohol was  studied for use in device diffusion of phosphorus (Ref 52). 
The fabrication of simple device structures by controlled out-diffusion of phosphorous 
from the oxide w a s  evaluated. 
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APPENDIX A 
OX t DE DEFECT TEST PROCEDURE 
Scope 
The purpose of this test procedure is to detect the locations of dielectric defects 
in layers of silicon dioxide grown on silicon wafers and to provide a semiquantitative 
estimate of such defectsoper unit area. The test is applicable to a n  oxide thickness 
range of 1000 to 15,000 A .  It a lso is applicable to pyrolytic oxide layers provided 
they have been adequately densified. Poorly densified layers are disrupted by the test. 
Specimen 
The specimen shall consist of a silicon wafer  derived from any planar processing 
step, prior to metallization, in which new oxide has been grown or where bare silicon 
has not been intentionally exposed, as in  window etching. 
Apparatus 
The apparatus consists of a microscope, test cell, anode clamp, and power 
supply. Auxiliary equipment includes a hand counter and a diamond scribe. 
The microscope to which this procedure applies is a Leitz Ortholux, fitted with a 
mechanical stage. I€ another microscope is substituted, the wafer area subtended by 
the 50X optics must be recomputed to give accurate defect densities. Alternatively, a 
defect count of the entire wafer may be taken which is then divided by the wafer area to  
give defect density. This alternative is impractically slow for high defect counts, such 
as those encountered with thin oxide layers. 
The tes t  cell consists of a heavily gold-plated brass  cup affixed to an insulating 
substrate which can be conveniently clamped by the mechanical stage. The cup is 
circular with an inner diameter a t  least 3/16 in. greater than the largest diameter 
wafer to be counted. The present cup, with an i.d. of 1-3/4 in., is adequate for all 
wafers normally encountered. A small  radius filet is machined into the wall-bottom 
intersection to reduce electrochemical erosion. The cell depth is 1/4 in. A binding 
post of electrical connection to  the power supply is mounted on the external walI of 
the cup. 
The anode for the cell consists of an independently mounted wire loop with 
provision f o r  lowering it in a precisely parallel orientation over the wafer contained in 
the cell. The wire loop at its end, is formed in such a manner that it clears both the 
microscope objective and the upper edge of the cell wall, yet permits a limited vertical 
traverse for precise adjustment of displacement over the wafer. The w i r e  is affixed 
to a metal a r m  pivoted at its other end for movement in a vertical a r c  and mounted in 
a block fashioned from insulating material, such as lucite. Also mounted in the block 
is a rotatable shaft, parallel to but displaced from the pivot axis. The rotatable shaft 
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carries an insulating cam i n  contact with the metal a r m  which, by means of an external 
insulating knob, can be manually rotated to adjust the height of the metal a r m  support- 
ing the w i r e  loop. Means foa locking the rotatable shaft in place is provided by a set 
screw in the insulating block. Electrical connection to the power supply is made 
directly to the metal a r m  or to the pivot shaft on which it is mounted. The insulating 
block on which the adjustable anode is mounted is supported independently of the 
microscope stage o r  test cell. 
The power supply shall consist of a 50v dc source with 10 to 15K impedance. 
Provision for the selection of other voltages is desirable if deviations in electrode 
spacing from that specified herein are anticipated (Note 1). 
The hand counter shall consist of a mechanical key type register,  or equivalent. 
Reagents 
Methanol (anhydrous, Reagent Grade) 
Hydrofluoric acid (48 percent, Reagent Grade) 
Hydrochloric acid (Reagent Grade) 
Water (distilled or deionized) 
Apiezon wax (or equivalent, for masking) 
Trichlorethylene (or other solvent for Apiezon wax) 
Procedure 
Preparation of sample. -- Keep wafers protected in suitable containers at all 
times. Handle only at extreme edges, preferably with plastic-tipped tweezers and 
preferably only in the zone making contact with the quartz boat during oxidation. 
Avoid as much as possible all mechanical contacts to the surface to be tested (Note 2). 
Open the back oxide for electrical connection by scribing with a diamond stylus. 
Alternatively, remove a small  area of oxide using Apiezon wax as a mask and hydro- 
fluoric acid (diluted 1:l) as an etchant (Note 3). Carefully r inse off acid, dry, dissolve 
off Apiezon wax with solvent, follow with isopropanol or  acetone rinse,  blot dry. 
Performance of test (bubble mode). -- 
1. Set microscope for  50X magnification. 
terminal of the power supply. Insert wire loop anode into the field and 
adjust level, by means of the cam control knob, until the top of the loop is 
exactly in focus. Secure it in this position using the set screw provided. 
Clamp gold plated brass  dish on microscope stage below anode. Connect 
to the negative terminal of the power supply. Fill dish approximately 3/4 
full of methanol from a polyethylene dispensing bottle. 
Connect the wire loop to the positive 
2. 
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3. Insert wafer into center of dish with scribed (or etched) surface down. Add 
methanol to top of dish. 
Slowly raise stage carrying the dish until the previously positioned wire loop 
anode is immersed and just touches the oxide surface to be tested. 
4. 
5. Note the fine-adjust drum reading on the vertical t raverse  mechanism, 
then lower stage 3 0 0 p  from this position. This should place the surface of 
the wafer in focus, rather than the loop anode, because of the refractive 
effect of the added methanol. For this reason, replace any methanol lost by 
evaporation over extended periods in order to  maintain proper focus (Note 4). 
Do not readjust stage level, as gap between anode loop and wafer should 
remain relatively constant (Note 5). 
6 .  Turn on voltage supply. Defects in the oxide are observed as emissions of 
fine trains of hydrogen bubbles (Note 6 )  from the wafer surface. Count each 
emission site as a single oxide defect. Occasionally emission will occur 
only a short  time from a particular si te and then stop. This probably is due 
to gas polarization which prevents f resh  methanol from penetrating to the 
exposed silicon. Count as a defect even if only a momentary emission is 
observed. 
Low counts. -- If less than five counts per  field a t  50X are observed this is arbi- 
trari ly classed as a low count wafer. 
x-y adjustment of the mechanical stage to reveal successive fields. Record bubble 
emission sites on the hand counter. Where extreme variations in defect densities are 
observed on a single wafer, as sometimes occurs, report  only the defect density 
characteristic of the wafer as a whole, omitting anomalous regions. This may be 
done using the high count method described below. The reason for this is that 
anomalously high regions usually are indicative of local irregularities, such as 
scratches or deformations in the silicon, and are not generally characteristic of the 
oxidation procedure itself. The presence of anomalous regions, however, should be 
recorded and the sources sought if recurrent.  For analogous reasons the outer edges 
of the wafer and the portion previously in contact with the quartz boat also should be 
omitted. A correction for  these areas is therefore estimated and deducted from the 
total area of the wafer. Divide the total count tallied on the counter by the corrected 
wafer area and report  as defects/cm2. 
In this case scan the entire wafer using the 
* 
High counts. -- When five or  more  counts per  field at 50X are observed proceed 
as follows: count fifteen (15) separate fields located by successive x-y adjustments of 
the mechanical stage, taking ca re  to avoid anomalous regions. Report the entire tally 
a s  defects/cm2, as there are 15.1  fields (at 50X on the Leitz Ortholux Microscope) 
per cm2. Alternatively, count any number or fields not less than ten, maintaining an 
accurate count of the number of fields. Divide the total defect tally by the number of 
fields counted, then multiply by 15.1  to obtain defects/cm2. To obtain standard devia- 
tion, record the count of each field independently, sum, take the average and compute 
average percent deviation therefrom. 
7. Turn off voltage supply and lower stage to a point where the cell can be 
conveniently removed, Grasp wafer carefully with tweezers and lay face up 
on blotting paper to dry. If three successive tests have been performed, 
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discard the methanol, which has picked up moisture from the atmosphere 
and electrolysis products f rom the test (Note 4). At  the same time, clean 
the tes t  cell and the wire loop electrode as follows: Rinse with hydrochloric 
acid (diluted with water 1:l) to remove accumulated metal salts; r inse with 
water; r inse with methanol and allow to dry, or reassembly for next test 
(Note 7). I€ wafer is to be reclaimed for further investigation, allow to stand 
10 minutes in hydrochloric acid (diluted with water 1:l) to remove deposited 
salts; r inse thoroughly with water, then with methanol. Allow to dry in dust 
free environment 
Performance of test (decoration mode). -- In the decoration mode a wire loop 
electrode of copper, nickle o r  nichrome is used because the decoration depends on the 
anodic attack of this electrode. This attack may be accompanied, o r  preceded, by 
anodic oxidation of the methanol to formic acid. Thus, the metal salts  formed may be 
hydrates or hydrated formates. Regardless of their exact composition these salts  are 
insoluble in the methanol and, being positively charged, are propelled as colloidal 
particles away from the wire loop anode. They are attracted to, and collected by, 
cathodic si tes on the wafer surface, namely, oxide defect si tes where silicon is 
exposed as a negative electrode. The process is analogous to electrophoresis and, 
for this reason, is often referred to as "electrophoretic decoration. 
salts collect in the form of rosettes around each functional defect, thereby providing 
an enormously magnified marker at the defect site. The defect sites are conveniently 
observed under low magnification (1OX to 20X) and may be counted o r  photographed. 
Metal residues corresponding to the anode used remain at the defect sites even after 
an acid wash, as confirmed by electron microprobe examination. The microprobe 
therefore can be used as an alternative defect detection method after decoration. The 
metal residues render the decoration mode unfit for screening purposes but convenient 
for control and documentation purposes. 
The colloidal 
Follow steps (1) through (5) as defined for the bubble mode test. 
6a. Turn on voltage supply. Slowly t raverse  the entire wafer by means of the 
x-y adjustment control knobs of the mechanical stage. Continue until 
visible build-ups of metal salts have collected around defect sites (approxi- 
mately ten minutes) using the 50X magnification to monitor the process. 
7a. Turn off voltage supply and lower stage to a point where the cell can be 
conveniently removed. Carefully drain off the methanol, taking care not to 
disturb the decorations. Using tweezers ,  gently remove the wafer from the 
cell and place face up on blotting paper to dry. Clean the cell and electrode 
as described in previous Step (7). Count the defects according to the most 
appropriate of the methods described in previous Step ( 6 ) .  
For low defect densities where the entire wafer is counted use wide angle 
low magnification. Alternatively, photograph the wafer at 3X to 5X magni- 
fication and perform the counting analysis on the photograph. Convert all 
counting data to defects/cm2. If recovery of the wafer for other investiga- 
tions is anticipated, clean as described in previous Step (7). 
Safety precautions. -- Voltage: The exposed metal surfaces of the test cell and of 
the wire loop anode and supporting a r m ,  particularly in close proximity to metal parts 
of the microscope, may constitute a hazard at a potential of 50 v dc. Apply voltage 
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only during performance of the test, taking care  not t o  touch any charged metal surface. 
Avoid touching the microscope, o r  any other metallic object, with the exposed metal 
surfaces either of the test cell o r  the wire loop anode. Always check for clearances 
before turning on voltage. Avoid touching the test cell directly with the wire loop 
anode while potential is applied. Sparks are produced which damage the plating of the 
test cell. 
Hydrofluoric Acid: Concentrated hydrofluoric acid is a highly caustic liquid, 
penetrating the skin rapidly and causing deep and painful wounds. 
systemic poison. U s e  only in a hood provided with adequate rinsing facilities. Use  of 
rubber gloves is not recommended unless a rigid glove inspection procedure prior to 
use is adopted. 
It also acts as a 
Solvents: Avoid extended o r  copious inhalation of methanol vapors which are 
poisonous. Similarly avoid inhalation of trichlorethylene which may induce temporary 
'black-out" and has been known to cause liver damage. 
Precision 
Repeatability generally is within five percent with one operator and one apparatus 
except for very thin oxides. With different operators using the same apparatus 
reproducibility may vary as much as 20 percent but can be brought down to around 
five percent with careful coordination and duplication of test conditions. Reproduci- 
bility on different apparatus is not known. 
Accuracy 
No assessment of accuracy can be made without an exact definition of what 
constitutes an oxide flaw. Such f laws can be defined functionally on the basis of 
dielectric breakdown during systems use. Such breakdowns, however, are determined 
by the path length and the applied voltage, factors which cannot be standardized. The 
test method likewise makes use of dielectric breakdown at the site of the oxide flaw, 
standardized empirically at a potential well below the dielectric strength of the oxide 
but high enough to constitute a significant indicator of oxide quality. In general this 
potential will exceed by some variable amount the gradients to be encountered in future 
systems use. Accuracy, therefore, will tend to err on the positive side in inverse 
proportion to the r igors  of use conditions. 
Dimensional Limits 
Defect size resolution is estimated at 0.5 p on the basis of electron microscopic 
evidence. Gas polarization a t  very small  defects often interferes with their detection. 
Notes 
1. Adjustments in voltage may be required for other variations in test conditions 
(see Note 4) o r  for samples where the oxide layers are extremely thin. 
3.7 
2. Gentle wiping of an oxide surface with a cotton swab has been found to 
increase the defect count, probably by mechanically dislodging some silica 
fracture chips that would otherwise except detection. 
Do not remove entire back oxide, as this introduces warp in the wafer and 
increases the density of observable defects in the remaining oxide layer. 
Anhydrous methanol absorbs moisture from the air and should be replaced 
periodically, as detailed in Step (7), rather than made up to volume with 
incremental additions. Moisture, and accumulated electrolysis products , 
tend to increase the conductivity which results in increased fields across the 
oxide under test. Voltage adjustments which could be used to offset these 
effects cannot be accurately selected on the basis of percent information. 
The spacing of 300p was selected to bring the wafer surface into focus at 50X 
when covered by methanol to the total cup depth. The spacing is somewhat 
arbitrary with respect to actual current flow and total defect count, effects 
which are governed mainly by defect diameter and fluid transport to the 
cathodic silicon surface. Recent evidence indicates the spacing may vary by 
as much as -30 and +300 percent without seriously affecting the analysis. 
3. 
4. 
5. 
6 .  Identified by gas chromatography. 
7. Exercise extreme care in preventing contact of acids o r  acid fumes with the 
microscope. Conduct all acid treatments a safe distance from the micro- 
scope, preferably in a hood. 
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APPENDIX B. SUMMARY - 
FACTORS INFLUENCING DIELECTRIC DEFECTS 
I N  SIL ICON OXIDE LAYERS* 
BY 
P. J. BESSER, J.E. MEINHARD, AND P.H. E l  SENBERG 
Abstract 
The incidence of dielectric defects in thermally grown silicon oxide films has 
been investigated utilizing previously developed defect detection techniques. The 
oxide layers exhibited a strong dependence of dielectric defect density on film thick- 
ness, on moisture content of the oxidizing ambient and on type and concentration of the 
subska te  dopant. Characterization of the defects indicates that they are primarily 
pores in the oxide layer. Mechanical stress resulting from the mismatch in thermal 
expansion characteristics of the silicon and the oxide is postulated as an important 
defect-producing mechanism and the experimental results are interpreted on this 
basis. 
Procedures. -- Silicon wafers with various dopant concentrations and procedures 
were procured and thermally oxidized at temperatures f rom 1050 C to i180 C in 
various ambients. Films were grown in the thickness range from 850 A to 12,000 A .  
Two techniques were utilized for defect detection - electrophorite decoration and 
electrochemical autograph. 
Results. -- Application of previously developed methods for the detection of 
dielectric defects to silicon oxides formed on silicon wafers has made possible a 
determination of the dependence of dielectric integrity on various factors involved in 
device fabrication. 
postulates the mechanical stress developed as a result  of the thermal expansion mis- 
match between Si and Si02 as a principal source of dielectric failures by the mechanism 
of film rupture. Other possible defect origins are being investigated but have not been 
verified. 
Most of the results can be consistently explained by a model which 
Below is a detailed discussion of the results obtained in te rms  of various 
parameters. 
Film thickness. -- The experimental data demonstrated that the dielectric integrity 
of virgin thermal oxides is strongly thickness dependent. This variation with thickness 
is shown in Figure B-1 for the average of a typical group of samples oxidized under the 
same conditions. A l l  of the oxides studied show this same functional dependence of 
defect density and thickness; but the position and shape of the curve are influenced by a 
number of factors, some of which are considered in this paper. Theonumber of defects 
is relatively independent of thickness in the ra-,nge greater than 4000A but generally 
begin? to increase gradually in  the 2000-4000 A range with a very rapid increase below 
2000 A .  
*Appendix B is a summary of a paper delivered at the 1966 Fall meeting of the Electro- 
chemical Society, Philadelphia, Pa. 
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Figure B-1. Defect Density Variation in Virgin Thermal Oxide 
Moisture content of oxidizing ambient. -- For oxides of a given thickness, the 
number of defects/cmZ was found to be dependent on the amount of water  vapor in the 
oxidizing ambient. 
Etched oxide layers. -- The same functional dependence of defect density on thick- 
ness that was  determined on virgin oxides was also observed in oxide layers as they 
were thinned by etching. However, the defect density at a particular thickness was 
greater for the thinned oxide than for the unaltered oxide. When the etched layer is 
regrown to successively greater thicknesses, the defect density decreases in a manner 
closely approximating the etch-back curve rather than the curve for the as-grown 
oxides. 
Silicon surface preparation. -- The effect of preoxidation surface treatment of a 
silicon substrate on defect density was  also investigated. The wafers were oxidized 
under identical conditions and the defects measured on each group. The oxide thick- 
ness was 1 2 O O w  and the results indicate that the effect on surface preparation on 
oxide dielectric integrity is relatively small in this thickness range. The general 
trend, however, was that oxides grown over surfaces in which the chemical polish was 
the final step contained fewer defects than those grown on wafers  with a final mechanical 
or mechanical-HCP vapor polish. 
Oxidation temperature and growth rate, -- A dependence of dielectric integrity upon 
growth temperature (or growth rate) was observed for oxide layers less than 2000 
thick grown in dry 0 2  over heavily boron-diffused regions. The layers grown at lower 
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temperatures contained more defects than those of the same thickness grown at higher 
temperatures. The variation with growth temperature became less as the film thick- 
ness increased. The results of the stem and wet N2 oxidations also indicate an 
absence of growth rate effects in thicker layers although it may be that the presence 
of moisture is the dominant influence in we t  oxides. 
Substrate impurity type and concentration. -- Preliminary work in other phases of 
this investigation indicated that oxides grown over heavily boron-doped regions in 
dry 0 2  were more defect-free than those grown over regions of low-boronconcentra- 
tion 01- over phorphorous-doped regions. This suggested a possible influence of sub- 
strate impurity type and concentration on the integrity of the grown oxide. Since the 
amount of impurity incorporated in the oxide and the degree of partition of impurity 
between the oxide and silicon are partially dependent on the growth conditions, it w a s  
decided to vary impurity type, impurity concentration, and oxidation conditions on a 
group of samples to determine the combined influences of impurity and oxidation pro- 
cedure, densities found and the poorer quality of the etched layers. Also, f rom previ- 
ous discussion, terminating with a wet (rapid) oxidation step may produce in the lower 
portion of the film a higher incidence of substrate-related oxide defects. 
Discussion 
Consideration of the experimental data from this investigation in conjunction with 
the present knowledge and conception of the silicon oxide structure and the results of 
other studies on the properties of Si02 and silicate glasses leads to a consistent picture 
of the nature, structural roots, and process origins of regions of anomalously low 
dielectric breakdown. 
Most of the experimental data can be explained by considering oxide dielectric 
defects to result f rom microscopic cracks o r  fissures in the layer produced by the 
mechanical stress resulting from the differential thermal expansion characteristics 
of the Si-Si02 system. It should be pointed out that glass always fails from a tensile 
component of stress even when the loading is compressive. Since the stress originates 
at the interface between the silicon and the oxide, it is expected that ruptures in the 
oxide will occur a t  this boundary and propagate toward the outer surface of the oxide. 
In thicker films the propagating stress, which should be partially relieved by the 
rupture of the oxide, may not be sufficient to allow all the defects to penetrate the 
entire thickness of the layer. This could account for the observed decrease in defect 
density with increasing oxide thickness. In an oxide grown to any thickness on a 
regions which.are just below the rupture level or  see only compressive components of 
stress would be attacked more rapidly by chemical etching. This is thought to be the 
basis of the higher density of defects in an etched film as compared to a virgin layer of 
the same thickness. The ineffectiveness of thermal regrowth of oxide as a defect 
elimination technique is apparently a result  of the appearance of additional defects in 
previously sound oxide as a result of the thermal (and stress) cycling. This was 
demonstrated by measuring the defects on an‘ initial oxide, taking the wafer through 
five temperature cycles from room temperature to 1150 C in an inert atmosphere, and 
remeasuring the defect density. It was found that the temperature cycling produced 
an order to magnitude increase in the number of dielectric flaws. 
’ ’  silicon wafer, there is presumably a distribution in the local stress. levels. Those 
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The beneficial effect of moisture in the oxidizing ambient is attributed to the 
incorporation of hydroxyl groups in the oxide and the resulting improvement in the 
oxide thermal expansion characteristics relative to the silicon. The contribution of 
this factor to improved oxide dielectric quality can be partly offset by the ion trapping 
characteristic associated with the exchange of protons for other positive ions at  these 
sites. The variation of the defect density versus thickness characteristic with growth 
temperature can be explained on the basis of incorporation of more boron in the oxide 
grown at the higher temperature. This is a result of the increased ratio of oxidation 
rate constant to diffusion coefficient of the impurity in the silicon as the temperature is 
increased. Since the setting point of the oxide is - 1000 C,  the temperature range over 
which the mechanical stress develops is the same for each oxidation temperature and 
may even be less for the more heavily boron-doped oxide. The 1100 C oxide should 
also have a higher expansion coefficient resulting in a lower stress level and fewer 
ruptures in the film as experimentally observed. Also, as shown in Figures B-2 and 
B-3, the impurity profile in the oxide is such that the best match in expansion char- 
acteristics occurs at the oxide-silicon interface where the stress originates. 
The data indicate that the surface preparation techniques investigated had 
relatively little influence on the oxide integrity. Preliminary work on wafers 
deliberately contaminated with particles at levels differing by an order of magnitude 
has shown little variation of oxide integrity with particulate contamination. 
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Figure 3-2. Impurity Profiles in Oxidized Silicon Wafers. C g  Denoted 
Bulk Impurity Concentration (From Grove, et a l ,  Ref 20) 
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APPENDIX C 
EVIDENCE OF MECHANICAL STRESS A S  A CAUSE OF 
DIELECTRIC DEFECTS I N  SIL ICON DIOXIDE LAYERS 
The presence of compressive stress in room temperature specimens of silicon 
dioxide grown on silicon at elevated temperatures has been previously recognized 
(Ref C-1). The effect of this stress has been considered insufficient to affect the band 
gap and, therefore, the performance of planar silicon devices passivated by such 
oxide layers (Ref C-2), and correlations with other effects, such as the presence of 
interface surface states, have been regarded as purely conjectural (Ref C-3). More 
recently the existence of residual mechanical stress in oxide layers grown on silicon 
has been confirmed (Ref C-4), and evidence has been advanced implicating this stress 
in the formation of structural defects in the oxide that are susceptible to  dielectric 
breakdown under the influence of a potential gradient (Ref C-4, C-5). Such defects 
have the practical effect of severely limiting the fabrication of large area planar a r r ays  
on a single silicon chip. Until now no single definitive experiment associating oxide 
dielectric defects with mechanical stress has been performed. 
Compressive stress in grown silicon dioxide layers originates in the fact that the 
coefficient of linear thermal expansion of silicon is a factor of - 10 higher than that of 
vitreous silica, and in the fact that oxide layers are grown at temperatures L 1000 C 
followed by cooling to room temperature. Therefore, an etching test for defects on 
freshly grown oxide prior to cooling, followed by a decoration test (Ref C-4) of defects 
present after cooling, should yield a direct indication whether a correlation exists 
between dielectric defect incidence and thermal contraction-induced mechanical stress. 
Eight mechanically polished silicon wafers with (111) surfaces were oxidized in a 
conventional processing furnace in a 1:l 02/N2 atmosphere. Water vapor was carried 
by the 0 2  s t ream f rom a reservoir maintained at 100 C. The treatment was continued 
for 1.5 h r  at a temperature of 1150 C producing 8000 
determined subsequently be conventional optical interference technique. Water injection 
then was discontinued and HC& gas introduced into the N2 line at a flow rate sufficient 
to provide a 0.1 mole ratio in the process gas. However, residual water in the system 
was present during this treatment. Vapor phase etching in this ambient was continued 
for 10 min followed by a 40 min flush with N2 alone. Wafer temperature was held 
constant within *0.5 C during the entire sequence, after which the oxide-coated wafers 
were cooled to room temperature in an inert ambient. Dielectric defects in the oxide 
layers of each wafer were revealed by a previously developed (Ref C-4) electrophoretic 
decoration procedure. The defect locations appear as roughly circular deposits. After 
photographing and counting the defects on each wafer, the decorations were removed 
with an  acid r inse  and the vitreous silica layers with hydrofluoric acid. The thoroughly 
cleansed wafers were then examined microscopically for etch-pits that may have formed 
in the silicon during the HCL treatment. 
vitreous oxide layers as 
The results of electrophoretic oxide defect decorations are given in Table C-1. 
However, in all of the wafers only one etch-pit in the silicon was found by microscopy 
after removal of the oxide layers. A photomicrograph (Nomarsky phase contrast) of 
the etch-pit is shown in the center area of Figure C-2. This etch-pit corresponds to 
one of the total of 195 decorated spots and may have originated f rom one o r  more 
4 5  
Figure C-1. Oxide Defect Decorations on Silicon Wafer Specimen No. 4 
of Table 6-1 (Outer Diameter 2 . 3  cm. ) 
TABLE C-1 
OXIDE DIELECTRIC DEFECTS LOCATED BY ELECTROPHORETIC DECORATION* 
Wafer Specimen 
1 
2 
3 
4 
5 
6 
7 
8 
Total 
Total Defects 
33 
27 
15 
24 
28 
18 
13 
27 
195 
-
*Procedure given in Reference C-4. 
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Figure C-2. Etch Pit in Silicon (Center) and Surrounding 
Structure (Outer Diameter 600p ) 
lapping gr i ts  originally embedded in the wafer. A t  present, the crow-foot structure 
surrounding this pit is an unexplained experimental artifact. However, this pattern 
has been observed previously (Ref C-6) in studies of HCL etching a t  1150 C through 
oxide 'Pinholes ' I  deliberately introduced by photolithographic procedure. In these 
previous studies a 5 min rather than a 10 min treatment with HCL was used. The 
structure appears to adopt a three-fold symmetry pattern induced by the (111) surface 
orientation and may be a region of redeposited (epitaxial silicone). No evidence of the 
more characteristic triangular etch-pits was  found. 
It is clear f rom the foregoing results that there is a better than 99 percent 
correlation between the formation of silicon dioxide structural  defects and the process 
of wafer cooling from > 1000 C to room temperature. The only obvious origin of this 
effect is the thermal contraction mismatch between the respective layers. A sub- 
stantial amount of less direct evidence exists (Ref C-4, C-5) in  support of this 
conclusion. 
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APPENDIX D 
MEASUREMENT OF COMPRESSIVE STRESS 
IN OXIDE LAYERS 
The compressive stresses associated with oxide layers of various thicknesses 
and defect densities are listed in Table D-1. Determinations were made by 
Proficorder tracing arranged to give both the step thickness of an etch mark and the 
delta curvature, o r  deflection, over a given trace distance produced by removal of an 
oxide layer. From the deflection data the compressive stress is computed using the 
following relation: 
8, = 4Es Zs 2 ds/3Zo l2 
where E, is the modulus of elasticity of silicon (27 .3  x lo6 psi) ,  Z, and Z, are the 
thicknesses (inches) of the silicon and oxide layers respectively, ds is  the deflection 
TABLE D-1 
CORRELATION OF DEFECT DENSITIES WITH OXIDATION AND STRESS 
Run 
A 
B 
C 
D 
E 
J 
F 
G 
Oxidation 
Time, t 
2.24 
3.16 
3.87 
4 .47  
5.00 
5.00 
6 .32  
7.81 
1720 
1995 
2590 
3125 
2945 
3760 
401 0 
5325 
I 
Defects v s  Stress 
545 
511 
343 
111 
170 
205 
31 
24 
I 
Measured 
Partial Stressd 
(Psi x 10-3j 
987 
644 
479 
146 
353 
333 
140 
90 
Av: 
40 .3  
49.5 
36.8 
40 .0  
42.1 
37 .3  
41.4 
42.6 
4 1 . 3  
G.4% 
a. 
b. Decoration count after cooling. 
C. 
d. 
Silicon etch pit count produced before cooling. 
Decoration count after removal of back oxide layer. 
By Proficorder trace method described in text. 
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produced by oxide removal and 1 is the length of Proficorder traverse,  yielding the 
compressive stress, 8 o ,  in psi. Mutually perpendicular Proficorder traces were 
made on each wafer. 
Er ror  ip these measurements arose from two sources: step thickness determina- 
tions (rt250 A) and curvature irregularities in about 50 percent of the Proficorder 
traces. The thickness e r r o r  is apparent from Table D-1 where the calculated stresses 
deviate from the average most for the thinner oxides (i. e. , where the measurement 
e r ro r  is proportionately greater) ,  There i s ,  however, no apparent change in stress 
with oxide thickness, as was deduced earlier from more limited evidence. Curvature 
irregularities were dealt with by area summation technique applied to the regions 
enclosed by the pre- and post-oxide removal curve traces. 
improvement of about 50 percent (to 6.4 percent) over ear l ier  computations. 
This resulted in an 
The magnitude of the compressive s t r e s s  in the oxide (4 x lo4 psi) is considered 
substantial enough to rupture a large proportion of existing thin spots in the oxide in  
cooling from the oxidation temperature. Other thin spots, although fractured, may 
be held together by the residual compressive stress and escape detection by electro- 
phoretic decoration. These spots appear in turn to be opened up (i. e., they become 
detectable by decoration) by the convex curvature and relief of s t ress  introduced by 
back oxide removal. The convex curvature is, of course, readily apparent from the 
Proficorder traces. 
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APPENDIX E, WAFER OXIDE DEFECT DATA 
(AUTONETICS M&P LABORATORY 
EXPERIMENTAL WAFERSj 
51 
D E F E C T  DENSITI 
TABLE E-1 
S AS A FUNCTION O F  WAFER STRESS 
3xidatian 
Time 
(Min) 
5 
5 
5 
5 
10 
10 
10 
10 
Oxide  
Th ickness  
(A 1 
1720 
1720 
1720 
1720 
No Stress 
Etch P i t s /Wafe r  
Full Stress 
Defects/Wafer 
Partial Stress 
Defec  ts/Wafer 
Wafe r  
No. 
1 
2 
3 
4 
147 
10 8 
96 
173 
900 
275 
338 
666 
1436 
840 
480 
1193 
1995 
1995 
1995 
1995 
33 
38 
3 1  
36 
284 
63 7 
580 
543 
600 
786 
463 
817 
2590 
2590 
2590 
2590 
15 
15 
15 
15 
12 
14 
9 
6 
337 
295 
401 
338 
479 
507 
403 
5 27 
3 125 
3 125 
3 125 
3 125 
20 
20 
20 
20 
171 
110 
13 2 
172 
107 
10 1 
148 
87 
174 
15 8 
23 8 
110 
2945 
2945 
2945 
2945 
11 
11 
8 
4 13 
29 1 
397 
3 13 
25 
25 
25 
25 3 
52 
~~ Wafer 
Oxidation 
Time 
(min) 
25 
25 
25 
25 
40 
40 
40 
TABLE E-1 (Cont) 
DEFECT DENSITIES AS A FUNCTION O F  WAFER SITES 
No Stress 
Etch Pits/Wafer 
1 
0 
1 
0 
0 
0 
4 
Oxide 
Thickness 
(a, 
3760 
3760 
3760 
3760 
4010 
4010 
4010 
40 10 
53 25 
5325 
53 25 
5325 
Full Stress 
DeSects/Wafer 
302 
19 5 
15 8 
165 
57 
27 
32 
10 
88 
25 
22 
26 
Partial Stress 
Defects/Wafer 
3 79 
283 
331 
308 
94 
145 
118 
102 
116 
104 
89 
78 
2 Wafer Area - 3.3 cm. 
53 
TABLE E-2 
DEFECT DENSITIES AS A FUNCTION O F  PREOXIDATION 
TREATMENT AND INITIAL OXIDATION RATE 
Defects/Wafer 
185 
218 
206 
243 
143 
143 
19 6 
208 
109 
8 1  
88 
73 
Oxide 
Thickness 
(8.) 
Slow Oxidation 
to -400A 
No 
No 
No 
No 
No 
No 
No 
No 
No 
No 
No 
No 
1300 
1300 
1300 
1300 
2000 
2000 
2000 
2000 
2700 
2700 
2700 
2700 
3000 
3000 
3000 
3000 
4100 
4 100 
4100 
4100 
Oxidat ion 
Time 
(Min) 
2.5 
2.5 
2.5 
2.5 
10 
10 
10 
10 
15 
15 
15 
15 
20 
21) 
20 
20 
Water 
Temp. 
("C) 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
95 
180 
85 
72 
69 
50 
56 
46 
49 
No 
No 
No 
No 
No 
NO 
No 
No 
54 
Wafer 
No. Defects/Wafer 
9 1  
36 
42 
42 
199 
120 
144 
14 1 
TABLE E-2 (Cont) 
DEFECT DENSITIES AS A FUNCTION O F  PREOXIDATION 
TREATMENT AND INITIAL OXIDATION RATE 
Slow Oxidation 
to 400w 
No 
No 
No 
No 
Yes 
Yes 
Yes 
Yes 
Oxide 
Thickness 
(8) 
5000 
5000 
5000 
5000 
1600 
1600 
1600 
1600 
1800 
1800 
1800 
1800 
2800 
2800 
2800 
2800 
3600A 
3600A 
3600A 
3600A 
Oxidation 
Time 
(Min) 
30 
30 
30 
30 
4 
4 
4 
4 
4 
4 
4 
4 
~ 
16 
16 
16 
16 
Water 
rernp. 
("C) 
95 
95 
95 
95 
37 
37 
37 
37 
32 
32 
32 
32 
34 
34 
34 
34 
33 
33 
33 
33 
221 
86 
13 1 
117 
121 
115 
102 
143 
58 
76 
53 
68 
Yes 
Yes 
Yes 
Yes 
Yes 
Yes 
Yes 
Yes 
Yes 
Yes 
Yes  
Yes 
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TABLE E-2 (Cont) 
TREATMENT AND INITIAL OXIDATION RATE 
DEFECT DENSITIES AS A FUNCTION O F  PREOXIDATION 
Oxide 
Wafer Thlbckness 
1 4600 
2 4600 
3 4600 
4 4600 
No. (A) 
Oxidation Water 
Time Temp. 
25 35 
25 35 
25 35 
25 35 
(Min) (," C) Defects/Wafer 
34 
40 
37 
32 
56 
Slow Oxidation 
to 400A 
Y e s  
Y e s  
Yes  
Y e s  
TABLE E-3 
HCL PRE-ETCH DATA 
Nafer 
No. 
1 
2 
3 
4 
1 
2 
3 
4 
1 
2 
3 
4 
1 
2 
3 
4 
1 
2 
3 
4 
Estimated 
Oxide 
Thickness 
4 7 0 i  
470w 
4 7 0 i  
470w 
480w 
4 8 0 i  
4 8 0 i  
480w 
6 0 0 i  
600A 
600 i  
600w 
65 O i  
650 i  
650A 
6 5 0 i  
5 0 0 i  
S O O i  
500A 
SOOA 
Defect 
:ount/Wafer 
3380 
3890 
1820 
1860 
1004 
1080 
1265 
2113 
1348 
820 
1570 
860 
395 
380 
475 
3 03 
633 
654 
991 
283 
Etch Pit 
c o  unt/Wafer 
14 2 
50 
7 1  
119 
14 
3 
21 
6 
20 
7 
17 
9 
0 
0 
0 
0 
14 
13 
16 
W e t  
Oxidation 
4% 0 2  
(Min) 
30 
30 
30 
30 
30 
30 
30 
30 
60 
60 
60 
60 
120 
120 
, 
14 I 60 
HCl 
Treatment 
(Min) 
- 
- 
57 
TABLE E-3 (Cont) 
HCL PRE-ETCH DATA 
Wafer 
No. 
Estimated 
Oxide 
Thickness 
5 0 0 i  
5 0 0 i  
5 0 0 i  
500w 
5 l O A  
5 l O i  
5 l O i  
5 l O i  
560A 
5 6 0 i  
5 6 0 i  
560A 
Defect 
c o unt/Wafer 
678 
4 10 
403 
350 
880 
1120 
659 
871 
144 
66 
244 
194 
2 Wafer Area - 3.18 e m  
H 2 0  Temperature - 50 C 
Wafer Source - TI. 
N2 Flow Rate - 480 cc/min 
Wafer Preclean - H F  swab 
Etch Pi t  
c o unt/Wafe r 
8 
3 
11 
5 
39 
31 
16 
40 
48 
4 
9 
41 
Wet 
Oxidation 
4% 0 2  
(Min) 
60 
60 
60 
60 
60 
60 
60 
60 
60 
60 
60 
60 
HCQ 
Treatment 
(Min) 
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0 0 0 0  
m m m m  I l l 1  I l l 1  1 1 1 . 1  I l l 1  
m m m m  
d d r l r l  1 1 1 1  I I I I  I I I I  1 1 1 1  
0 0 0 0  
d d d d  
0 0 0 0  
r l d r l d  
o o o c  
d d d d  
C F C  F F F Z  
h h h -  
.$ 3 @ .$ 
F C F C  
& & & &  
0 0 0 0  
Y Y Y Y  
w w w c s  
d r l d d  
w w w w  
d d r l d  
N " N t i  N N O J N  
0 0 0 0  
N N N N  
0 0 0 0  
N N N N  
m m m m  1 1 1 1  1 1 1 1  I l l  I l l 1  
' 0" 
m o o 0  0 0 0 0  O C - w w  
r l C - N  
59 
I l l 1  ( I l l  I I I I  I I I I  
I I I I  I I I I  I l l 1  I l l 1  
o o o c  
* * * t  
m m m c c  0 0 0 0  m m m m  * e * *  
h C I h C  
3 .3 .3 .i 
C S C Z  
4 4 4 %  
0 0 0 0  
- Y Y +  
.i .d .d .E 
4 % 4 L  
o o o c  
w - 1 -  
C F C F  
w w w w  
r l r l r l r l  
N N N N  N N N D :  w a w w  
r l r l r l r (  
o o o c  
N N N D :  
I I I I  I n I n I n m  
o o o c  
W L - o w  
N m r l I n  N N m N  
60 
0 0 0 0  a m m m  1 1 1 1  I l l 1  1 1 1 1  1 1 1 1  
1 1 1 1  1 1 1 1  1 1 1 1  1 1 1 1  1 1 1 1  
0 0 0 0  
r l r l r l $ - l  2 2 2 2  0 0 0 0  m m m m  
* * * l  
0 0 0 0  
r l r l r l r l  
N N N W  N N N N  N N N N  N N N N  N N N N  N N N N  
o o o c  
N N N N  
0 0 0 0  
N N N N  
0 0 0 0  
N N N N  
0 0 0 0  
N N N N  
I l l 1  1 1 1 1  I I I I  1 1 1 1  m m m m  
o r l c - 0  O O b N  
2 
m o r l r l  4 0 0 0  
W N O v )  
r l m w c -  
$ "$ "$ "$ 
0 0 0 0  
r l r l r l d  m n m m  
$ "3 "3 "2 
0 0 0 0  
0 0 0 0  m m m m  
3 0 %  "$ "$ 
0 0 0 0  
0 0 0 0  
m m m m  
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N N N N  r l r l r l r l  N N N N  
* * * *  
m m m m  
* w * *  
m m m m  
m m m m  0 0 0 0  
N N N N  
m m m m  0 0 0 0  
N N N N  
c- 
N 
CD 
rl 
oc) m 4 
rl 
62 
i 
Lc 
a, rw s 
\ cv 
E 
0 
1 1 1 1  
m c v o c a  
b m b c o  
1 1 1 1  
H S S E E  
a 
a, 
% 
.d 
d 
0 a 
a, 
f f i f f i f f i f f i  
I I I I  
I 
a 
a, 
% 
.d 
d 
0 a 
a, 
pc; 
3 
% .d 
d 
0 a 
a, 
ffi 
I I I I 1  
ca 
rl 
W l-l 
rl 
O S  
0 
rl 
W 
O S  
0 
rl 
W 
"3 
0 
rl 
W 
63 
This page intentionally left blank. 
APPENDIX F 
WAFER OX1 DE DEFECT DATA 
(VENDOR WAFERS) 
65 
Lot 
No. 
63574 
0 
VENDOR A. OXIDIZED WAFERS (10,000A) 
Wafer 
No. 
2 
3 
4 
5 
6 
7 
8 
9 
11 
12 
Defect 
Count/Wafer 
0 
0 
1 
1 
0 
0 
0 
0 
0 
0 
Lot 
No. 
62575 
- 
Wafer 
No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
Defect 
co  unt/Wafe r 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1 
0 
1 
0 
0 
2 
0 
0 
0 
0 
1 
0 
2 
0 
0 
1 
66 
0 
VENDOR €3. OXIDIZED WAFER (10,000A) 
Lot 
No. 
E915 
473 
511 
Wafer 
No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
Defects/Wafer 
11 
3 
5 
4 
4 
10 
10 
6 
5 
8 
19 
3 
4 
9 
0 
5 
0 
0 
1 
6 
7 
8 
11 
13 
4 
5 
0 
13 
8 
11 
7 
8 
67 
Lot 
NO. 
SO-20225 
VENDOR C. OXIDIZ 
Wafer 
No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
Defec ts/Wafer 
8 
9 
1 
1 
3 
1 
7 
1 
3 
5 
2 
3 
3 
4 
7 
2 
7 
1 
10 
9 
3 
11 
1 
2 
1 
2 
2 
7 
4 
4 
D WAFERS (10, O O O i )  
Wafer 
SR-5818 
(Ox. Date 
! 
I 
I 
I 
I 
I 
(Ox. Date ! 
, 
I 
I 
I 
I 
i 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
'11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
2 
0 
4 
5 
2 
10 
1 
0 
2 
0 
14 
17 
6 
19 
36 
41 
4 
11 
15 
14 
68 
APPEND JX G 
WAFER OX I DE DEFECT DATA 
AUTONETJCS MOS DEVICE PILOT LINE 
Ref. Code Wafer No. Thick 
E -1 1 
2 
3 
4 
5 
E -2 
I- 3 
s-3 
E -3 
1-1 
E-2  
1-3 In te r im 
Thin 
1 
1 
2 
2 
1 
-
1 
1 
3 
1 
2 
7 7 
2 13 
4 10 
13  7 
2 13  
S-3 Std. 
9 2 
11 2 
1 0 
10 3 
6 5 
E-3 
3 4 
5 7 
24 1 
3 0 
3 1 
1-1 Interim Process 
1 2 
6 5 
1 3 
2 2 
3 1 
Edge 
0 
0 
0 
2 
1 
0 
1 
1 
1 
0 
4 
8 
6 
6 
6 
5 
3 
1 
2 
6 
3 
4 
3 
2 
1 
1 
2 
1 
4 
2 
Ckt Count 
454 
454 
453 
438 
450 
430 
437 
437 
436 
428 
449 
48 1 
48 0 
432 
46 5 
435 
456 
429 
434 
459 
435 
449 
430 
434 
470 
404 
426 
40 8 
48 1 
41 1 
70 
Ref. Code 
1-2 
s-1 
5-2 
Wafer No. Thick 
1-2  
4 7 
4 4 
0 3 
3 1 
2 6 
S-1 Std. Process 
1 9 
9 8 
2 6 
2 4 
4 2 
S-2 Std. Process 
9 2 
11 2 
16 2 
4 3 
5 0 
Edge Ckt Count 
463 
402 
39 8 
454 
446 
468 
435 
486 
453 
38 0 
41 2 
478 
437 
384 
470 
7.1 
Thick Oxide 
Thick Oxide Total Thick 
Area Oxide Area Defects 
(sq. cm. / Number per Wafer Per 
Ref. Code circuit) Circuits (sq. cm. ) Wafer Defects/sq. cm. 
1-1 Interim 
1-1 7.14 x 4.04 x l o 2  2.88 1 
7.14 x 10-3 4.81 x l o 2  3.43 2 
7.14 x 10-3 4.11 102 2.94 
7.14 x 10-3 4.26 x 102 3.04 6 
7.14 x 10-3 4.08 x 102 2.92 1 13/15.21 = 0.85 
3 
15.21 13 
__. 
1-2 Interim 
1-2 7.14 x 10-3 4.62 x 102 3. 31 4 
7.14 x 10-3 4.02 io2  2.88 4 
7.14 x 10-3 4.54 x io2  3.24 3 
7.14 x 10-3 3.98 x l o 2  2.84 0 13/15.45 = 0.84 
7.14 x 4.46 x l o 2  3.18 2 
15.45 13 
- 
S-1 Standard 
s-1 7.14 x 10-3 
7.14 x 10-3 
7.14 10-3 
7.14 x 10-3 
7.14 x 10-3 
5-2 7.14 x 10-3 
7.14 x 10-3 
7.14 x 10-3 
7.14 x 10-3 
7.14 x 10-3 
4.68 x 102 3.34 
4.35 x102 3.10 
4.86 x l o 2  3.46 
4.53 x 102 3.23 
3.80 x l o 2  2.71 
15.84 
S-2 .Standard 
4.12 x 102 2.94 
4.37 x102  3.12 
3-84 x lo2 2. 74 
4.78 x lo2  3.41 
4.70 x lo2 3.36 
15.57 
1 
9 
2 18/15.84 = 1.14 
2 
4 
18 
- 
9 
11 
16 45/15.57 = 2.89 
4 
5 
45 
-
72 
Thick Oxide 
Thick Oxide Total Thick 
Area Oxide A r e a  
(sq. cm./ Number per Wafer 
Ref. Code circuit) Circuits (sq. cm.) 
E-1 7.14 x 10-3 4.54 x io2 3. 24 
7.14 x 10-3 4.54 x io2 3.24 
7.14 x 10-3 4.53 x l o 2  3. 23 
7.14 x 10-3 4.38 x 102 3.13 
3.21 7.14 x 4.50 x l o 2  
16.05 
-
- E-2 
E-2 7.14 x lom3 4.30 x l o 2  3.07 
7.14 x 10-3 4.37 x io2 3.12 
7.14 x 10-3 4.37 x io2 3.12 
7.14 x 10-3 4-36 x l o 2  3.11 
7.14 x 10-3 . 4.28 x l o 2  L 3 06 
15.48 
1-3 Interim 
1-3 7.14 x 10-3 4.49 x io2 3.20 
7.14 x 10-3 4.81 x l o 2  3.42 
7.14 x 4.80 x 102 3.42 
7.14 x 10-3 4-32 x lo2  3.08 
7.14 x 4.65 x l o 2  3,32 
16.44 
5-3 Standard 
s-3 7.14 10-3 4.35 x 102 3.10 
7.14 x 10-3 4.34 x io2 3.10 
7.14 x 4.56 x l o 2  3.25 
7.14 x l o m 3  4.29 x l o 2  3.06 
7.14 x 10-3 4.59 x io2 3.28 
15.79 
E-3 
E-3 7.14 x 10-3 4.35 x io2 3.10 
7.14 x 10-3 4.49 x io2 3.20 
7.14 x 10-3 4.34 x io2 3.10 
7.14 x 10-3 
7.14 x 10-3 4.70 x l o 2  3.36 
12,76 
4.30 x 102 
Defects 
per 
Wafer Defectdsq. cm. 
0 
4 
1 10/16.05 x 0.623 
3 
2 
10 
5 
1 
5 16/15.48 = 1.03 
2 
3 
16 
-
7 
2 
4 28h6.44 = 1.70 
13 
2 
28 
-
9 
11 
1 37/15.79 = 2.34 
10 
6 
37 
- 
3 
5 
3 
3 
14 
14/12.76 = 1.1 
-
73 
Thin Oxide 
Capacitor 
Ref. Wafer Area 
Code No. (sq. cm.) -- 
E-1 1 4 . 1 3 ~  l o 4  
3 4 . 1 3 ~ 1 0 4  
5 4 . 1 3 ~ 1 0 4  
2 4.13 x 10-4 
4 4.13 x 10-4 
E -2 1 4.12 x 10-4 
2 4.12 x 10-4 
3 4 .12x10-4  
5 4.12 x 10-4 
4 4 . 1 2 ~  1 0 4  
1-3 1 4.13 10-4 
3 4.13 x 10-4 
4 4 . 1 3 ~  10-4 
5 4 . 1 3 ~  10-4 
2 4.13 x 1 0 4  
s-3 1 4 . 1 3 ~  10-4 
2 4 . 1 3 ~  10-4 
3 4 . 1 3 ~  1 0 4  
4 4.13 x 10-4 
5 4 . 1 3 ~ 1 0 ~  
E-3 1 4 . 1 3 ~  10-4 
2 4 . 1 3 ~  1 0 4  
3 4 , 1 3 x 1 0 4  
4 4.13 x 1 0 4  
5 4.13 x 10-4 
Total Cap. 
Area per 
Number Wafer Defects/ 
Circuits (sq. cm. ) Wafers Defects/sq. cm. 
E-1 
4.54 x l o 2  18.7 x 1 
4.54 x l o 2  18.7 x 10-2 1 
4.38 x l o 2  18.1 x 10-2 2 
4.53 x l o 2  18.7 x 2 7/92.8 x low2 = 7.54 
1 
92.8 x 7 
4.50 x l o 2  18.6 x -
- E-2 
4.30 x l o 2  17.7 x 10-2 1 
4.37 x 102 18.1 x 10-2 1 
4.36 x l o 2  18.1 x 10-2 1 
4.37 x l o 2  18.1 x 3 8/89.7 x = 8.92 
4.28 x l o 2  2 17.7 x 10-2 
89.7 x 8 
- 
1-3 Interim 
4.49 x lo2 18.5 x 7 
4.32 x l o 2  17.9 x lom2 7 
4.81 x l o 2  19.8 x 10-2 13 
4.80 x l o 2  19.8 x 10 50/95.2 x 10-2 = 52.52 
4.65 x l o 2  19.2 x 13 
95.2 x 10-2 50 
- 
5-3 Standard 
4.35 x lo2  18.0 x 10-2 2 
4.56 x l o 2  18.8 x 10-2 2 
4.34 x l o 2  17.9 x lom2 3 
4.59 x 102 19.0 x 10-2 
91.4 x 10-2 12 
4.29 x 102 17.7 x 0 1 2 / 9 1 . 4 ~ 1 0 - ~ =  13.1 
5 - 
E-3 -
4.35 x 102 18.0 x loW2 4 
4.49 x l o 2  18.5 x 7 
4.34 x 102 17.9 x 0 
4.30 x lo2  17.8 x 1 13/91.6 x lom2 = 14.19 
4.70 x l o 2  1 1 & 4  x 10-2 
91.6 x 13 
-
74 
Thin Oxide 
Total Cap. 
Capacitor Area per  
Ref. Wafer Area Number Wafer Defects/ 
Code No. (sq. cm,)  Circuits (sq. cm.) Wafers  Defects/sq. em. -- 
1-1 
1-2 
s-1 
s-2 
1-1 Interim 
1 4.13 x loe4 4.04 x l o 2  16.7 x 
2 4.13 x 10-4 4.26 x l o 2  17.6 x 
3 4.13 x 4.08 x l o 2  16.8 x 
4 4.13 x lom4 4.81 x l o 2  19.8 x lom2 
5 4.13 x 4.11 x l o 2  16.9 x 
87.8 x 
1-2 Interim 
1 4.13 x low4 4.63 x l o 2  19.1 x 
2 4.13 x 10-4 4.02 x l o 2  16.6 x 10-2 
3 4.13 x lom4 3.98 x l o 2  16.4 x 
4 4.13 x 10-4 4.54 x 102 18.7 x 
5 4.13 x 4.46 x l o 2  18.4 x lom2  
89.2 x 
S-1 Standard 
1 4.13 x 10-4 4.68 x 102 18.9 x 10-2 
2 4.13 x 10-4 4.35 x 102 17.5 x 10-2 
3 4.13 x 4.86 x l o 2  19.6 x 
4 4.13 x 4.53 x lo2 18.3 x 
5 4.13 x 10-4 3.80 x l o 2  15.3 x loW2 
89.6 x lom2  
5-2 Standard 
1 4.13 x 10-4 4.12 x l o 2  16.6 x 10-2 
2 4.13 x 4.78 x lo2  19.3 x 
3 4.13 x 4.37 x l o 2  17.6 x 
4 4.13 x lom4 3.84 x l o 2  15.5 x 
5 4.13 x 10-4 4.70 x 102 18.9 x 
87.9 x lom2 
2 
5 
3 
2 
1 
13 
-
7 
4 
3 
1 
6 
21 
- 
9 
8 
6 
4 
2 
29 
- 
2 
2 
2 
3 
0 
9 
- 
13/87.8 ~ 1 0 ' ~  =14.81 
21/89.2 x loW2 = 23.54 
29/89.6 x 10-2 = 32.37 
9/87.9 x = 10.2 
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Oxide Step 
Lineal 
Length per 
Ref. Wafer  Capacitor 
-- Code No. (cm) 
1-1 1 8.13 x 
2 8.13 x 
3 8.13 x lom2 
4 8.13 x lom2 
5 8.13 ~ 1 0 ' ~  
1-2 1 8.13 x ~ O - ~  
2 8.13 x 10-2 
3 8.13 x 
4 8 . 1 3 ~ 1 0 - 2  
5 8.13 x ~ O - ~  
s-1 1 8.13 x 
2 8.13 ~ 1 0 ' ~  
3 8.13 x lom2 
4 8.13 x 10-2 
5 8.13 x10m2 
s-2 1 8.13 ~ 1 0 ' ~  
2 8.13 x 10-2 
3 8.13 x 10-2 
4 8.13 x10m2 
5 8.13 x10m2 
Total Lineal Defects 
Number Length/Wafer per 
Circuits (cm) Wafer 
1-1 Interim 
4.04 x l o 2  32.8 1 
4.26 x lo2  34.6 2 
4.08 x l o 2  33.2 1 
4.81 x lo2  39.1 4 
4.11 x 102 33.4 2 
1-2 Interim 
4.63 x l o 2  37.7 3 
4.02 x 102 32.7 5 
3.98 x l o 2  32.4 7 
4.54 x 102 36.9 4 
4.46 x lo2  36.3 7 
S-1 Standard 
4.68 x l o 2  38.1 4 
4.35 x 102 35.4 4 
4.53 x l o 2  34.8 3 
3.80 x l o 2  30.9 1 
4.86 x lo2 39.5 6 
S-2 Standard 
4.12 x 102 33.5 6 
4.78 x 102 38.8 2 
4.37 x 102 35.6 5 
3.84 x lo2  31.2 3 
4.70 x l o 2  38.2 0 
Defect per 
em. Lineal 
Length x lom2 
3.05 x 
5.78 x lom2 
3.02 x 10-2 
10.2 x10-2 
6.0 ~ 1 0 " ~  
7.98 x 
15.3 x 
21.6 x 
19.3 x 
10.9 x 10-2 
10.5 x 10-2 
11.3 x10-2 
3.. 24 x 10-2 
15.2 x 
8.63 x lom2 
17.9 x ~ O - ~  
5.15 x 
9.64 x 
0.0 
14.0 x10-2 
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Oxide Step 
Ref. 
Code 
E-1 
E-2 
1-3 
s-3 
E-3 
Wafer 
NO. 
1 
2 
3 
4 
5 
1 
2 
3 
4 
5 
1 
2 
3 
4 
5 
1 
2 
3 
4 
5 
Lineal 
Defects per 
Capacitor Number Length/Wafer per em, Lineal 
(em) Circuits (cm) Wafer Length x l o m 2  
Length per Total Lineal Defec ts 
E-1 -
8.13 x10m2 4.54 x l o 2  36.9 0 0 
8.13 x I O - ~  4.54 x l o 2  36.9 0 0 
8 . 1 3 ~ 1 0 ‘ ~  4.53 x l o 2  36.8 0 0 
8.13 x 4.50 x l o 2  36.6 1 3.0 x 10-2 
8.13 x1Ow2 4.38 x l o 2  35.6 2 5.6 x 
E-2  
8.13 x lom2 4.30 x 102 34.9 
0 .13~10-2  4.37 x lo2  35.5 
8.13 x10-2 4.37 x l o 2  35.5 
8 .13~10-2  4.36 x lo2  35.4 
8.13 x ~ O - ~  4.28 x l o 2  34.8 
1-3 Interim 
8.13 x 10-2 4.49 x lo2 36.5 
8.13 x10-2 4.81 x l o 2  39.1 
8 . 1 3 ~ 1 0 - ~  4.80 x l o 2  39.0 
8.13 x10-2 4.32 x lo2  35.0 
8 . 1 3 ~ 1 0 ’ ~  4.65 x l o 2  37.8 
S-3 Standard 
8.13 x lom2 4.35 x l o 2  35.3 
8.13 x10m2 4.56 x l o 2  37.1 
8 . 1 3 ~ 1 0 ’ ~  4.29 x l o 2  34.9 
8.13 x10m2 4.34 x l o 2  35.2 
8.13 ~ 1 0 ” ~  4.59 x l o 2  37.3 
0 
1 
1 
1 
0 
4 
8 
6 
6 
6 
5 
3 
1 
2 
6 
0 
2.82 x 
2.83 x 10-2 
0 
2.02 x 10-2 
11.0 x10-2 
20.5 x10-2 
15.4 x ~ O - ~  
17.1 x 
15.9 x 
14.2 x ~ O - ~  
8.1 x ~ O - ~  
2.87 x 
5.68 x 
16.1 x lom2  
E-3  
1 8.13 x lom2 4.35 x l o 2  35.4 3 8.5 x10m2 
3 8.13 x 10-2 4.30 x 102. 35.0 3 8.6 x 
4 8 . 1 3 ~ 1 0 - ~  4.34 x l o 2  35.3 2 5.67 x 
5 8 . 1 3 ~ 1 0 ~ ~  4.70 x l o 2  38.2 1 2.62 x 10-2 
2 8.13 x ~ O - ~  4.49 x l o 2  36.4 4 .  11.0 x 10-2 
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